Accellera Systems Initiative

Skip to Page Content
Accellera Systems Initiative
  • Home
  • About Us
    • Overview
    • Policies and Procedures
    • Board of Directors
    • Members
    • How to Join
    • FAQ
    • Awards
    • Scholarship
    • Design & Verification Conference
    • Contact Us
    • Site Help
    • Confirm your email address
    • Email Thank You
    • The Early History of Accellera
  • Technical Activities
    • Overview
    • Working Groups
    • Proposed Working Groups
    • IEEE Activities
    • Acronyms and Definitions
    • SystemVerilog Mixed-Signal Interface Types
    • Federated Simulation User Group
  • Downloads
    • Overview
    • Accellera Standards
    • Drafts Under Public Review
    • IEEE Standards
  • Community
    • Overview
    • IP-XACT Community
    • OCP Community
    • Portable Stimulus Community
    • SystemC Community
    • UVM Community
  • Resources
    • Overview
    • Videos
    • Articles and Insights
    • Forums
    • Regional User Groups
    • Related Websites
  • News & Events
    • Press Releases
    • Events
    • Media Coverage
    • Newsletters
  • Workspace
  • BusDefs
    • BusDef Documentation
Member Sign in
  • Overview
  • Working Groups
    • Interface
    • IP Tagging
    • IP-XACT
    • Multi-Language
    • Open Core Protocol (OCP)
    • OVL (Open Verification Library)
    • Portable Stimulus
      • Portable Stimulus Standard Early Adopter II Public Review
    • SystemC AMS (Analog/Mixed-Signal)
    • SystemC CCI (Configuration, Control & Inspection)
    • SystemC Language
      • SystemC Datatypes
    • SystemC Synthesis
    • SystemC TLM (Transaction-level Modeling)
    • SystemC Verification
    • SystemRDL
      • SystemRDL Details
    • SystemVerilog AMS (Analog/Mixed-Signal)
      • Verilog-AMS (Analog/Mixed-Signal)
        • About Verilog-AMS
    • UCIS (Unified Coverage Interoperability)
    • UVM (Universal Verification Methodology)
    • IP Security Assurance Working Group
    • UVM-MS Working Group
      • UVM-MS FAQ
    • Functional Safety Working Group
    • Clock Domain Crossing Working Group
    • FSS (Federated Simulation Standard) Working Group
  • Proposed Working Groups
  • IEEE Activities
  • Acronyms and Definitions
  • SystemVerilog Mixed-Signal Interface Types
  • Federated Simulation User Group
  1. Home
  2. Technical Activities
  3. IEEE Activities

Supported IEEE Activities

Accellera Systems Initiative supports the activities of the following IEEE working groups and cooperates with other standards groups within the EDA industry.

Download IEEE standards >

  • IEEE 1076 VHDL
  • IEEE 1666 SystemC
  • IEEE 1666.1 SystemC AMS
  • IEEE 1685 IP-XACT
  • IEEE 1735 IP Encryption & Management of IP
  • IEEE 1800 SystemVerilog
  • IEEE 1800.2 Universal Verification Methodology (UVM)
  • IEEE 1801 Unified Power Format (UPF)
  • IEEE 1850 Property Specification Language (PSL)

 

  • Social
  • LinkedIn
  • X
  • Vimeo
  • More >
  • Related Sites
  • Accellera Forums
  • Member Workspace
  • systemc.org
  • More >
  • Communities
  • IP-XACT
  • OCP
  • Portable Stimulus
  • SystemC
  • UVM
  • Help
  • Site Help
  • Contact Us

Copyright © 2025 Accellera Systems Initiative.
All rights reserved.

Privacy | Trademarks